Method for creating svm classifier for data analysis on FPGA

Скорочена інформація про документ
dc.contributor.authorLysenko, S.
dc.contributor.authorShpuliar, Y.
dc.date.accessioned2024-11-13T17:00:55Z
dc.date.available2024-11-13T17:00:55Z
dc.date.issued2024
dc.description.abstractThe paper explores the use of SVM classifier method for data analysis on FPGA, which, despite its effectiveness, may face challenges related to limited resources and data processing speed. In this context, there is a need to develop new methods for integrating SVM classifiers with high-performance computing hardware. The increasing demand for speed and energy efficiency requires new approaches to implementing machine learning methods. One of the key tools for data classification and analysis is the Support Vector Machine (SVM), widely used in business, science, medicine, and many other fields. Developing an efficient and optimized method for creating SVM classifiers for FPGA requires further research and development, as existing methods may be suboptimal in terms of speed and FPGA resource utilization. The article provides an overview of known hardware solutions to this problem, proposed in the current scientific literature. Additionally, the effectiveness of combining hardware and software components to achieve significant acceleration of the data analysis process is discussed. The article emphasizes the need for further research and improvement to fully realize the transformative potential of machine learning classification methods. The work resulted in the development of a new, specialized, and optimized hardware accelerator based on FPGA for the Support Vector Machine (SVM) method using convex optimization (CO) on embedded platforms. The proposed embedded architectures are designed to be universal, parameterized, and scalable. This means that these embedded solutions can accommodate different datasets of varying sizes and can be implemented on various embedded platforms, including those equipped with the latest FPGAs. They are also capable of handling both linear and nonlinear discrimination across multidimensional datasets.
dc.identifier.citationLysenko S. Method for creating svm classifier for data analysis on FPGA / S. Lysenko, Y. Shpuliar // Computer Systems and Information Technologies. – 2024. – N 2. – P. 75-81.
dc.identifier.urihttps://elar.khmnu.edu.ua/handle/123456789/17086
dc.language.isoen
dc.publisherХмельницький національний університет
dc.subjectSVM classifier
dc.subjectmachine learning
dc.subjectconvex optimization
dc.subjectFPGA
dc.subjectdata analysis methods
dc.subjectdata classification
dc.subjectsupport vector machine
dc.subject.udc005.21:005.8:004.8.
dc.titleMethod for creating svm classifier for data analysis on FPGA
dc.typeСтаття
Файли
Контейнер файлів
Зараз показуємо 1 - 1 з 1
Назва:
CSIT-2023-N3+(12)+75-81.pdf
Розмір:
802.57 KB
Формат:
Adobe Portable Document Format
Завантажити
Ліцензійна угода
Зараз показуємо 1 - 1 з 1
Назва:
license.txt
Розмір:
4.26 KB
Формат:
Item-specific license agreed upon to submission
Опис:
Завантажити
Зібрання
CSIT - 2024 рік